- 1 system for identifying the occurrence of a processor unit
- 2 reset, the system comprising:
- 3 timing trace apparatus responsive to signals from the
- 4 processor unit, the timing trace apparatus generating a
- 5 timing trace stream;
- 6 program counter trace apparatus responsive to signals
- 7 from the processing unit, the program counter trace
- 8 apparatus generating a program counter trace stream; and
- 9 synchronization apparatus applying periodic signals to
- 10 the timing trace apparatus and to the program counter trace
- 11 apparatus, the periodic signals;
- wherein the program counter trace apparatus is
- 13 responsive to a reset signal, the program counter trace
- 14 apparatus generating a reset marker signal group
- 15 identifying the occurrence of reset signal and relating the
- 16 reset signal to the timing trace stream and the program
- 17 execution the program counter trace stream.

18

19

Please amend Claim 2 as follows.

20

- 21 2. (Currently Amended) Original) The system as
- 22 recited in claim 1 wherein the reset marker signal group
- 23 includes a program counter address, a timing index and a
- 24 periodic sync ID.

25

- 26 3. (Original) The system as recited in claim 1
- 27 further comprising:
- 28 data trace apparatus responsive to signals from the
- 29 processing unit, the data trace apparatus generating a data
- 30 trace stream, wherein the periodic sync ID signals are

applied to the data trace apparatus provide periodic sync 1 2 markers in the data trace stream; and wherein the host processing unit is responsive to the 3 timing trace stream, the program counter trace stream and 4 the data trace stream, the host processing unit 5 reconstructing the processing activity of the processing 6 7 unit from the trace streams. 8 4. 9 (Original) The system as recited in claim 1 wherein the program counter trace apparatus is responsive 10 to the removal of the reset signal, the program counter 11 trace apparatus generating a reset-off marker signal group, 12 the reset-off marker signal group relating the occurrence 13 of the reset signal to the timing trace stream and the 14 program execution. 15 16 Please amend Claim 5 as follows. 17 18 5. (Currently Amended) The method for 19 communicating an occurrence of a reset signal from a target 20 21 processor unit to a host processing unit, the method 22 comprising: generating a timing trace stream, a program counter 23 trace stream, and data trace stream, and 24 in the program counter trace stream, including a 25 marker signal group indicating an occurrence of reset 26

30

27

28

29

signal and relating the occurrence to the data trace

execution program counter trace stream.

stream, to the timing trace stream, and to the program

```
1
         6.
              (Original)
                              The method as recited in claim 5
2
    further including:
         in the marker signal group, including a periodic sync
3
    ID, a timing index and a program counter address.
4
5
         7.
              (Original)
                              The method as recited in claim 5
6
    further comprising, when the reset signal is removed,
7
    including in the program counter trace stream a marker
8
9
    signal group indicating the occurrence of the removal of
    the signal group and relating the marker signal group to
10
    the timing trace stream and program execution.
11
12
    Please cancel claim 8.
13
14
15
         8.
              (Cancelled)
                             In a processing unit test
16
    environment wherein a target processor transmits a
    plurality of trace streams to a host processing unit, a
17
    marker signal group included in a trace signal stream, the
18
19
    marker signal group comprising:
20
    - indicia of the occurrence of a reset signal;
21
        - indicia of the relationship of the occurrence of the
22
    reset signal to the target processor clock; and
    - indicia of the relationship of the occurrence of the
23
    reset signal to the target processor program execution.
24
25
    Please cancel claim 9.
26
27
28
         9.
              (Cancelled)
                             In a processing unit test
    environment wherein a target processor transmits a
29
    plurality of trace streams to a host processing unit, a
30
```

```
marker signal group included in a trace signal stream, the
1
2
    marker signal group comprising:
    - indicia of the removal of a reset signal;
3
    — indicia of the relationship of the removal of the
4
    reset-signal to the target processor clock; and
5
        indicia of the relationship of the removal the reset
6
7
    signal to the target processor program execution.
8
    Please amend Claim 10 as follows.
9
10
         10.
              (Currently Amended) In a target processing unit
11
    generating trace test signals for transfer to a host
12
    processing unit, a program counter trace generation
13
    apparatus comprising:
14
15
         a storage unit;
         a decoder unit responsive to a rest signal for storing
16
    a signal group identifying the reset signal in the storage
17
    unit in a first location in the storage unit, the decoder
18
    unit generating a control signal;
19
         a gate unit responsive to the control signal, the gate
20
    unit transmitting processor signals applied thereto to the
21
    storage unit for storage at defined locations, the signals
22
    stored in the storage unit forming a reset sync marker; and
23
         a FIFO unit coupled to the storage unit, the FIFO unit
24
    receiving the reset sync marker when the reset signal
25
   marker is complete, the FIFO unit transferring the reset
26
    sync marker to the host processing unit.
27
28
29
         11.
              (Original)
                             The program counter trace
    apparatus as recited in claim 10 wherein the signals
30
```

applied to the gate unit include a program counter address, 1 a periodic sync ID, and a timing index. 2 3 12. The program counter trace (Original) 4 apparatus as recited in claim 11 wherein when the reset 5 signal is removed, a reset-off sync marker is generated in 6 7 the storage unit. 8 The program counter trace 13. 9 (Original) apparatus as recited in claim 10 wherein the reset sync 10 marker signal includes a plurality of packets. 11 12 The program counter trace 14. (Original) 13 apparatus as recited in claim 10 wherein the sync markers 14 in the FIFO unit are transferred from the unit in response 15 16 to control signals.

17